| Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
|
|
pointer
cuda-sim.cc: counts matches between cudaBinTextureToArray texref param (pointer)
to texref pointers in m_NameToTextureRef
|
|
|
|
right one
|
|
|
|
|
|
|
|
behave correctly
|
|
|
|
|
|
|
|
|
|
|
|
Support for ld operand in register space
Approved-by: tgrogers-purdue <[email protected]>
|
|
Support for -gpgpu_registers_per_block and addition of -save_embedded_ptx 1 to config files for mnistCUDNN
Approved-by: tgrogers-purdue <[email protected]>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pointer
cuda-sim.cc: counts matches between cudaBinTextureToArray texref param (pointer)
to texref pointers in m_NameToTextureRef
|
|
|
|
right one
|
|
|
|
|
|
Dev purdue integration
|
|
|
|
|
|
|
|
https://github.rcac.purdue.edu/TimRogersGroup/gpgpu-sim_distribution into dev
|
|
|
|
https://github.rcac.purdue.edu/abdallm/gpgpu-sim_distribution into dev-purdue-integration
|
|
|
|
|
|
|
|
|
|
data now has 10 run cycle runs). The first 4 are unreliable cause of DVFS
|
|
|
|
|
|
|
|
|
|
|
|
https://bitbucket.org/suchitapati/gpgpusim-cudnn-05-01-18 into dev
|