aboutsummaryrefslogtreecommitdiff
path: root/src/cuda-sim/instructions.cc
AgeCommit message (Collapse)Author
2018-08-14parsing changes for timing modelaamir
2018-08-13generalized v4 completed;Note I have only added row major support for matrix baamir
2018-08-12tested b4 b8 b16 modeaamir
2018-08-10added mma and st inst. Only different b mode needs to be addedaamir
2018-08-10corrected a bug in bfi implementationaamir
2018-08-09added loadaamir
2018-08-07implemented prmt and started working on variable precision mul instaamir
2018-07-21merging the changes of cutlass on negar tensorcore branchaamir
2018-06-13debug printaamir
2018-06-13generic matrix multiply kernel passedaamir
2018-06-11tested all the configuration of mmaaamir
2018-06-11added all the configurationaamir
2018-06-08regression passedAamir Raihan
2018-06-06added profilling xls and changes for regressionaamir
2018-06-05added support for wmma:load_c:f16_typeaamir
2018-06-02mma working for type32_32aamir
2018-06-01added mma & mma_staamir
2018-06-01wmma load workingaamir
2018-05-30adding code for wmma_ld_impl, error at decode spaceaamir
2018-05-30changes for vector operandsaamir
2018-05-27added wmma parsing but execution getting abortedaamir
2018-05-12mma addednegargoli93
2018-05-12commit for eece527projectnegargoli93
2017-09-24Changed how warp level instructions are handled to avoid an assert that is ↵speverel
guaranteed to fail in functional simulation only mode. Hopefully this shouldn't introduce any new issues.
2017-08-17Merged all work on the dev branch since the divergence point into the dnn ↵speverel
branch, incorporating Dynamic Parallelism and many bug fixes.
2016-09-06Merge pull request #30 from sspenst/devgpgpu-sim
shfl instruction implemented
2016-09-05Merge pull request #28 from jwang323/cdp_cleangpgpu-sim
Initial support of CUDA Dynamic Parallelism on GPGPUSim
2016-09-02MOD: Add macros to turn off cuda_device_runtime for CUDA < 5.0Jin Wang
2016-08-25OCDsspenst
2016-08-25Fixed minor shfl bugssspenst
2016-08-24Cleanupsspenst
2016-08-24Added shfl instructionsspenst
2016-08-09Changed bsmad_impl to match Ahmed's output. Added latency and ↵sspenst
initiation_interval numbers for bsmad
2016-08-08Forgot to multiply by the synapsesspenst
2016-08-05Added ptx_warp_info to know how many threads within a warp have executedsspenst
2016-08-05bsmad gives the correct output in the small cases I have tried, still need ↵sspenst
to complete the TODOs noted in bsmad_impl
2016-08-04A thread executing BSMAD is now able to access information from all threads ↵sspenst
in its warp
2016-07-11Changed sst return value to be the address instead of index offsetsspenst
2016-07-11Reverted the previous commit to add a cleaner way of getting NUM_THREADS. ↵sspenst
Now, sst_impl doesn't functionally execute on the last indexed element of an array, but instead on the actual last thread that executes
2016-07-08Made gridDim and blockDim global variables so that they can be accessed from ↵sspenst
sst_impl
2016-07-08SST should now properly simulate the barrier operationsspenst
2016-07-07sst_impl cleanupsspenst
2016-07-07Indices are now stored corresponding to values. SST now returns the number ↵sspenst
of elements instead of the device memory address
2016-07-07SST instruction now returns the end address of the new sparse arraysspenst
2016-07-07SST instruction now updates the original array instead of storing the result ↵sspenst
in sstarr memory
2016-07-07Rough implementation of the SST instruction. It squeezes out the zeros that ↵sspenst
are in the sstarr memory and writes the data back into sstarr memory.
2016-07-06Added sstarr memory, which works the same as shared memorysspenst
2016-07-05ADD: add support for cudaStreamCreateWithFlagsJin Wang
2016-07-05ADD: add cudaGetParameterBufferV2 and add cudaLaunchDeviceV2 implementation. ↵Jin Wang
Kernel launch to stream not yet implemented
2016-07-05ADD: handle child kernel name in mov instruction. ADD: detect call ↵Jin Wang
cudaGetParameterBufferV2 and call cudaLaunchDeviceV2
generated by cgit v1.3 (git 2.53.0) at 2026-07-15 22:09:10 +0000