summaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/gpu-sim.cc
diff options
context:
space:
mode:
authorWilliamMTK <[email protected]>2025-02-18 17:14:19 -0500
committerGitHub <[email protected]>2025-02-18 22:14:19 +0000
commit360d856f7189b2a69e5b48c04f9a0cdcbb6466b1 (patch)
tree577d2d79941aa48b4abf47043cb82a0aea3b06a5 /src/gpgpu-sim/gpu-sim.cc
parent287fe0aa17ec1ac5bdd595ca6e89aa97464bcac7 (diff)
Fix cache string description in config files (#96)
* fix_cache_string: update cache desc in config files and remove typos * fix_cache_string: update gitignore
Diffstat (limited to 'src/gpgpu-sim/gpu-sim.cc')
-rw-r--r--src/gpgpu-sim/gpu-sim.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/gpgpu-sim/gpu-sim.cc b/src/gpgpu-sim/gpu-sim.cc
index 65462cc..3f84d42 100644
--- a/src/gpgpu-sim/gpu-sim.cc
+++ b/src/gpgpu-sim/gpu-sim.cc
@@ -377,14 +377,14 @@ void shader_core_config::reg_options(class OptionParser *opp) {
"per-shader L1 data cache config "
" {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<"
"alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<"
- "mq>:<fifo_entry>,<data_port_width> | none | none}",
+ "mq>:<fifo_entry>,<data_port_width> | none}",
"none");
option_parser_register(opp, "-gpgpu_cache:dl1PrefShared", OPT_CSTR,
&m_L1D_config.m_config_stringPrefShared,
"per-shader L1 data cache config "
" {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<"
"alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<"
- "mq>:<fifo_entry>,<data_port_width> | none | none}",
+ "mq>:<fifo_entry>,<data_port_width> | none}",
"none");
option_parser_register(opp, "-gpgpu_gmem_skip_L1D", OPT_BOOL, &gmem_skip_L1D,
"global memory access skip L1D cache (implements "