summaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/l2cache.cc
diff options
context:
space:
mode:
authorTor Aamodt <[email protected]>2010-10-16 14:25:19 -0800
committerTor Aamodt <[email protected]>2010-10-16 14:25:19 -0800
commit2072e7ff2037c19a0c346e60469949c9437569bf (patch)
tree8235c2c67ca8f231c14d99bc1db660b26812734e /src/gpgpu-sim/l2cache.cc
parent58459bf7a55010eccf9940cfdb53cbc854b0989c (diff)
1. refactoring histogram/logger so that classes are in header files
2. starting to redo cache_t 3. deleting more perf counters 4. other minor cleaning [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 7869]
Diffstat (limited to 'src/gpgpu-sim/l2cache.cc')
-rw-r--r--src/gpgpu-sim/l2cache.cc3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/gpgpu-sim/l2cache.cc b/src/gpgpu-sim/l2cache.cc
index 47ead65..4c77da4 100644
--- a/src/gpgpu-sim/l2cache.cc
+++ b/src/gpgpu-sim/l2cache.cc
@@ -402,7 +402,6 @@ void memory_partition_unit::L2c_service_mem_req()
mf->set_status(IN_L2TOCBQUEUE_HIT,MR_DRAM_OUTQ,gpu_sim_cycle+gpu_tot_sim_cycle);
} else {
m_stats->L2_write_hit++;
- gpgpu_n_processed_writes++;
}
} else {
// L2 Cache Miss
@@ -492,7 +491,6 @@ void memory_partition_unit::process_dram_output()
m_missTracker->miss_serviced(mf);
mf->set_type(REPLY_DATA);
L2tocbqueue->push(mf,gpu_sim_cycle);
- gpgpu_n_processed_writes++;
L2dramout = NULL;
wb_addr = -1;
}
@@ -521,7 +519,6 @@ bool memory_partition_unit::L2c_write_back( unsigned long long int addr, int bsi
L2_WTBK_DATA,
m_config );
L2todram_wbqueue->push(mf,gpu_sim_cycle);
- gpgpu_n_sent_writes++;
return true;
}