summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorJRPan <[email protected]>2023-05-11 15:06:08 -0400
committerGitHub <[email protected]>2023-05-11 15:06:08 -0400
commit363ff9dcd3e10cdcf8a7dbe71d1f22bc2e24c4a2 (patch)
tree7b9492c5b5825ab1aa2fccdbaaa13d6c529e35e9 /src
parente633760f87c1755412e0c02903947445ae7c9e77 (diff)
parent6dd3bfccf630d847917dc4d2608008f314fa43b4 (diff)
Merge branch 'dev' into fix-issue-accel-sim-187
Diffstat (limited to 'src')
-rw-r--r--src/gpgpu-sim/gpu-cache.cc5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/gpgpu-sim/gpu-cache.cc b/src/gpgpu-sim/gpu-cache.cc
index 8d129c6..f4448d3 100644
--- a/src/gpgpu-sim/gpu-cache.cc
+++ b/src/gpgpu-sim/gpu-cache.cc
@@ -409,6 +409,11 @@ void tag_array::fill(new_addr_type addr, unsigned time,
// assert( m_config.m_alloc_policy == ON_FILL );
unsigned idx;
enum cache_request_status status = probe(addr, idx, mask, is_write);
+
+ if (status == RESERVATION_FAIL) {
+ return;
+ }
+
bool before = m_lines[idx]->is_modified_line();
// assert(status==MISS||status==SECTOR_MISS); // MSHR should have prevented
// redundant memory request