summaryrefslogtreecommitdiff
path: root/src/intersim2/timed_module.hpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/intersim2/timed_module.hpp')
-rw-r--r--src/intersim2/timed_module.hpp44
1 files changed, 44 insertions, 0 deletions
diff --git a/src/intersim2/timed_module.hpp b/src/intersim2/timed_module.hpp
new file mode 100644
index 0000000..be0edc1
--- /dev/null
+++ b/src/intersim2/timed_module.hpp
@@ -0,0 +1,44 @@
+// $Id: timed_module.hpp 5188 2012-08-30 00:31:31Z dub $
+
+/*
+ Copyright (c) 2007-2012, Trustees of The Leland Stanford Junior University
+ All rights reserved.
+
+ Redistribution and use in source and binary forms, with or without
+ modification, are permitted provided that the following conditions are met:
+
+ Redistributions of source code must retain the above copyright notice, this
+ list of conditions and the following disclaimer.
+ Redistributions in binary form must reproduce the above copyright notice, this
+ list of conditions and the following disclaimer in the documentation and/or
+ other materials provided with the distribution.
+
+ THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
+ ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+ WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+ DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
+ ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
+ ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+#ifndef _TIMED_MODULE_HPP_
+#define _TIMED_MODULE_HPP_
+
+#include "module.hpp"
+
+class TimedModule : public Module {
+
+public:
+ TimedModule(Module * parent, string const & name) : Module(parent, name) {}
+ virtual ~TimedModule() {}
+
+ virtual void ReadInputs() = 0;
+ virtual void Evaluate() = 0;
+ virtual void WriteOutputs() = 0;
+};
+
+#endif