summaryrefslogtreecommitdiff
path: root/CHANGES
AgeCommit message (Collapse)Author
2016-05-12Adding a description of the makefile changestgrogers
2015-04-08Fixed bug #88. Initial ejection buffer and boundary buffer with the ↵Myrice
interconnection node number Signed-off-by: Myrice <[email protected]>
2015-04-08Modified CHANGES for intersim2 svn removalMyrice
Signed-off-by: Myrice <[email protected]>
2015-03-05Merge pull request #9 from ElTantawy/masterandrewboktor
initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK running
2015-03-04initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK runningAhmed ElTantawy
2015-02-18Fixing icache bug where for each miss we also count a hit.Andrew Boktor
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18452]
2014-08-14- Code review 1173001Tayler Hetherington
- Added a parameter to the cache configuration to configure the set index function. - Added a hash set index function to the Fermi L1 data cache for the two default cache sizes, 16KB/48KB with 32/64 sets. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18202]
2014-08-14Fix Bug 81Ahmed El-Shafiey
http://www.gpgpu-sim.org/bugs/show_bug.cgi?id=81 Review ID: 173001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18179]
2014-08-14Fixing bugs 80 and 64Andrew M. B. Boktor
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17739]
2014-08-14Adding signed types to slct_impl, fixes ↵Andrew M. B. Boktor
http://www.gpgpu-sim.org/bugs/show_bug.cgi?id=78 review: 123001, LGTM: 2 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17692]
2014-08-14version 3.2.2Tor Aamodt
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17315]
2014-08-14warning fixes 2nd patch, including comments removal and strict aliasing fixes.leonyu
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17183]
2014-08-14fix dram sampling interval scalingJingwen Leng (UT Austin)
fix dram clock energy scaling [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17124]
2014-08-14Bug FIX: icnt::full() check using wrong mf sizeDongdong Li
Review ID: 89001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17086]
2014-08-14Allocating aligned local memoryAndrew M. B. Boktor
Fixing the alignment of all types of memory so that it's aligned to size or 128byte whichever is smaller Refactoring out the padding code [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17047]
2014-08-14Fixing assertion that occurs when L1 cache is configured with ↵Wilson Fung
write-allocation policy. Also added description for the write-allocation fix implemented by Tayler. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16914]
2014-08-14Fixing the intra-partition address calculation so that every set in L2 cache ↵Wilson Fung
is used. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16904]
2014-08-14Adding the ability to trace all the shader coresTim Rogers
Review ID: 75001 lgtm: 2 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16758]
2014-08-14Intesim2 IntegrationDongdong Li
Details: See Review 80001 https://gpgpu-sim-code-review.appspot.com/80001/ [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16747]
2014-08-14Updated the Fermi configurations to have two L2 banks per memory partition, ↵Wilson Fung
and the data port in each bank is limited to 32B/cycle. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16700]
2014-08-14Adding bandwidth modeling to the cache model.Wilson Fung
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16671]
2014-08-14Lengthened the DRAM return queue size to have enough credits in order to ↵Wilson Fung
keep the DRAM utilized. Also extended the state printing function to print out mem_fetch entries inside the DRAM delay queue. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16639]
2014-08-14Fix for bug 63. bk[i]->n_idle should be bk[j]->n_idle instead.Wilson Fung
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16635]
2014-08-14Redesigned the memory partition unit to support multiple L2 cache banks per ↵Wilson Fung
partition. Each L2 cache banks has its own connection to the interconnection network to allow L2 bandwidth to scale without increase the number of memory parttiion units. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16613]
2014-08-14Adding option to force global memory accesses to skip L1 data cache while ↵Wilson Fung
still caching data from local memory space. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16601]
2014-08-14Integrating changes from my personal branch.Tim Rogers
Main contribution is a static warp limiting scheduler. There is also some minor cleanup to the heirarchy of the cache code and removal some excessively long lines Review ID: 36001 lgtm: 1 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16580]
2014-08-14Updated the aerialvision log parser to detect for metric sample that ↵Wilson Fung
contains no data. Instead of crashing, it prints out an warning and proceeds. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16569]
2014-08-14Adding the ability to querry the WARPSZ flag from the ptx script.Tim Rogers
Also changed some initialization code when cores are created in both the funcational and perfromance simulator review:3001 lgtm:5 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16506]
2014-08-14 Changing the make flow so all the generated files, both object and code ↵Tim Rogers
generated go in a directory independent of the source directory [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16503]
2014-08-14Interconnection traffic breakdown stats (integration from TM branch).Wilson Fung
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16495]
2014-08-14Adding new option '-liveness_message_freq', which throttles the frequency of ↵Wilson Fung
simulation liveness printout (default to 1 per second in wall clock time). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16482]
2014-08-14cleaning up descriptions in CHANGES (new feature vs bug fix)Tor Aamodt
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16480]
2014-08-14Review: 46001. Fixing a source of non-determinism in GPGPU-Sim (Bug 174). ↵Tayler Hetherington
Not sure if this is the only issue, but this was definitely a source of non-determinism (checked with many of the <rodinia>-FT benchmarks). In gpgpu_sim_thread_concurrent() (gpgpusim_entrypoint.cc), the inner do{...}while(active); only breaks when the gpu is not active. As a result, the gpu is only initialized when the gpu becomes momentarily inactive. If one kernel completes while another kernel is currently pending in the stream's queue, the next kernel will start running immediately causing the GPU to not be reinitialized (which includes resetting per-kernel stats). The fix simply recognizes that a kernel has completed and breaks from the loop prior to starting the next operation. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16463]
2014-08-14Review: 33001. Updating/cleaning up the cache statistics. Moving the ↵Tayler Hetherington
statistics from the tag array to the cache access functions. Added cache_stats class to record all memory accesses and access outcomes to each cache. Removed L2CacheAccessBreakdown_t. Cleaned up power_stats to reflect changes in the cache stats. Updated the cache stats printing. This will cause the performance gold files to change as the output format has been changed. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16452]
2014-08-14Further cleaning up power stats - Continuation of issue 35001.Tayler Hetherington
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16437]
2014-08-14Adding a dependency so the ptxinto.tab.h file is generated before the ↵Tim Rogers
lex.ptxinfo_.c file is built review:42002 lgtm:1 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16432]
2014-08-14Adding Quadro FX5600 configurationsTayler Hetherington
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16406]
2014-08-14Fixing 2 bugs & small code clean up:Tayler Hetherington
1: 'Constant dynamic' power not included in average/min/max power values. 2: Average/min/max per-kernel powers not being reset at kernel boundaries, causing incorrect per-kernel values. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16405]
2014-08-14Fixing the broken valgrind build.Tim Rogers
review:28002 lgtm:0 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15957]
2014-08-14Removing a slew of code still compiled with gcc and the need for a bunch of ↵Tim Rogers
external C linkage [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15912]
2014-08-14Restoring the functional simulation entry function for OpenCL, which was ↵Ayub Gubran
undone in CL 12023 probably by mistake. Reveiw ID: 17001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15885]
2014-08-14 Removing the default printing of the dynamic warp distribution histogram ↵Tim Rogers
at the end of every kenerl [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15830]
2014-08-14 - Adding support for cudaFuncSetCacheConfig API, that allows changing theAhmed El-Shafiey
L1 Cache and Shared Memory configurations across kernels. The support enable the user to specify two more configurations (Preferred L1) or (Preferred Shared Memory) besides the default config. If the cudaFuncSetCacheConfig API is used to set the cache configuration of a specific kernel to either of these configuration (cudaFuncCachePreferShared, cudaFuncCachePreferL1), the simulator will change the cache configuration at kernel launch accordingly, if there is no alternative configurations provided to the simulator it will use the default configurations with a warning message display [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15816]
2014-08-14Fix for bug 53 and 54. Now clGetDeviceInfo() is returning CL_DEVICE_TYPE ↵Wilson Fung
property in the proper size. Also added code to determine the workgroup size automatically. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15798]
2014-08-14Fix for bug 51 and 55: Declaration of clCreateContextFromType() is updated ↵Wilson Fung
to match OpenCL 1.1 and later. The API call now accepts device types besides CL_DEVICE_TYPE_GPU. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15796]
2014-08-14Replaced the legacy L2 cache access stats with more meaningful breakdown ↵Wilson Fung
that categorize access by their access type (global memory read/write, local memory read/write, instruction read, ... etc.). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15784]
2014-08-14Fix incorrect initialization of wire_length variable in cacti/wire.cc - ↵Tayler Hetherington
causing incorrect per-access cache energy Adding 32bit/64bit check to Cacti's Makefile. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15668]
2014-08-14version 3.2.1Tor Aamodt
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15635]
2014-08-14Change the coefficients in the gpuwattch_gtx480.xml for [Bug 43] fixJingwen Leng (UT Austin)
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15584]