aboutsummaryrefslogtreecommitdiff
path: root/src/abstract_hardware_model.h
AgeCommit message (Collapse)Author
2018-11-09Adding checkpoint supportDeval Shah
2018-11-09resolving merge conflictsDeval Shah
2018-11-09resolving merge conflictDeval Shah
2018-11-03merged with memory subsytem. Regression is passing but tensorcore kernel is ↵aamir
stuck in deadlock
2018-11-02added incount and outcount, addressed all of the pull request commentsaamir
2018-10-24merged tensor-cores codeaamir
2018-09-16print for mem transactionaamir
2018-09-09minor changes for generating mem transaction in timing model. NOTE NOT COMPLETEDaamir
2018-08-16Timing model for VCOREnegargoli93
2018-07-21merging the changes of cutlass on negar tensorcore branchaamir
2018-06-20Tensor core timing modelnegargoli93
2018-05-30changes for vector operandsaamir
2018-05-25restructured texref maps to fix texture bugJonathan
2018-05-25unbind implementationJonathan
2018-05-25revert to before texture bugJonathan
2018-05-25erase texinfo in unbind and disable assertJonathan
2018-05-25implemented unbind, currently only affects cudaArray mapJonathan
2018-05-25reverted cuda8 changes (extra fields) and assert texture bug fix's assumptionJonathan
2018-05-25abstract_hardware_model.h:texrefAttr is different and can be searched via ↵Jonathan
pointer cuda-sim.cc: counts matches between cudaBinTextureToArray texref param (pointer) to texref pointers in m_NameToTextureRef
2018-05-25counting matches with same texref contents, added cuda8 fields to texref structJonathan
2018-05-25allows gpgpusim to select a set of texture array,attr,info but maybe not the ↵Jonathan
right one
2018-05-12commit for eece527projectnegargoli93
2018-03-29Merge remote-tracking branch 'public_gpgpusim/dev' into devTor Aamodt
2018-03-28fix compile errors on Ubuntu LTS 16.04Tor Aamodt
2018-03-27support for pinned memories - temporary fixAmruth
2017-09-24Changed how warp level instructions are handled to avoid an assert that is ↵speverel
guaranteed to fail in functional simulation only mode. Hopefully this shouldn't introduce any new issues.
2017-08-17Merged all work on the dev branch since the divergence point into the dnn ↵speverel
branch, incorporating Dynamic Parallelism and many bug fixes.
2016-09-06Merge pull request #30 from sspenst/devgpgpu-sim
shfl instruction implemented
2016-09-05Merge pull request #28 from jwang323/cdp_cleangpgpu-sim
Initial support of CUDA Dynamic Parallelism on GPGPUSim
2016-08-24Added shfl instructionsspenst
2016-08-08Forgot to multiply by the synapsesspenst
2016-08-05Deleted useless commentssspenst
2016-08-05Added ptx_warp_info to know how many threads within a warp have executedsspenst
2016-08-04A thread executing BSMAD is now able to access information from all threads ↵sspenst
in its warp
2016-07-11Reverted the previous commit to add a cleaner way of getting NUM_THREADS. ↵sspenst
Now, sst_impl doesn't functionally execute on the last indexed element of an array, but instead on the actual last thread that executes
2016-07-08Made gridDim and blockDim global variables so that they can be accessed from ↵sspenst
sst_impl
2016-07-07SST instruction now updates the original array instead of storing the result ↵sspenst
in sstarr memory
2016-07-06Added sstarr memory, which works the same as shared memorysspenst
2016-07-06ADD: add kernel launching latency from stream to distributorJin Wang
2016-07-06ADD: add stats for kernel launching and complete cycleJin Wang
2016-07-06ADD: add cdp latencyJin Wang
2016-07-05ADD: delete streams created by cta when deleting kernelJin Wang
2016-07-05BUG: multiple child kernels finishJin Wang
2016-07-05BUG: do not handle cudaGetParameterBufferV2 and cudaLaunchDeviceV2 as ↵Jin Wang
call.uni in reconvergence
2016-07-05MOD: add child kernel stream and scheduling supportJin Wang
2016-06-07Added support for cudaMemcpyDefault flag in cudaMemcpy. Also increased the ↵speverel
maximum allowable memory to 2GB and the compute version to 5.2.
2015-03-04initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK runningAhmed ElTantawy
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18452]
2014-08-14Fix Bug 81Ahmed El-Shafiey
http://www.gpgpu-sim.org/bugs/show_bug.cgi?id=81 Review ID: 173001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18179]
2014-08-14Review 77001: Fixing Writeback/Write allocate hard coded memory_access_types ↵Tayler Hetherington
for specific caches. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16683]
generated by cgit v1.3 (git 2.53.0) at 2026-07-17 07:15:40 +0000