aboutsummaryrefslogtreecommitdiff
path: root/src/cuda-sim/cuda-sim.cc
AgeCommit message (Collapse)Author
2018-11-03merged with memory subsytem. Regression is passing but tensorcore kernel is ↵aamir
stuck in deadlock
2018-11-02bug in the last commitaamir
2018-11-02some minor changes asked in the code reviewaamir
2018-11-02added incount and outcount, addressed all of the pull request commentsaamir
2018-10-26made the changes compatible with old config filesMd Aamir Raihan
2018-10-24merged tensor-cores codeaamir
2018-09-22debug printsaamir
2018-09-09generating correct number of mem transactionaamir
2018-09-09minor changes for generating mem transaction in timing model. NOTE NOT COMPLETEDaamir
2018-08-16add latencynegargoli
2018-08-16Timing model for VCOREnegargoli93
2018-08-09added loadaamir
2018-07-21merging the changes of cutlass on negar tensorcore branchaamir
2018-07-16fix pipline for tensor_core and change confignegargoli93
2018-06-20Tensor core timing modelnegargoli93
2018-06-01wmma load workingaamir
2018-05-30changes for vector operandsaamir
2018-05-12commit for eece527projectnegargoli93
2018-04-22Some classes were referred to as a class and a struct (reported as clang ↵Nathan Conrad
warnings). This makes these consistent.
2018-03-31Getting rid of our constant, annoying prints. Running workloads of any size ↵tgrogers
causes ridiculous output file sizes
2017-11-12Fix latency bugNegar
2017-08-17Merged all work on the dev branch since the divergence point into the dnn ↵speverel
branch, incorporating Dynamic Parallelism and many bug fixes.
2017-05-17Changing the version detection to be much more detailed. Now the git commit ↵tgrogers
# and branch will be embedded in the built executable and print out when gpgpu-sim runs
2016-09-06Merge pull request #30 from sspenst/devgpgpu-sim
shfl instruction implemented
2016-09-05Merge pull request #28 from jwang323/cdp_cleangpgpu-sim
Initial support of CUDA Dynamic Parallelism on GPGPUSim
2016-09-02MOD: Add macros to turn off cuda_device_runtime for CUDA < 5.0Jin Wang
2016-08-24Cleanupsspenst
2016-08-24Added shfl instructionsspenst
2016-08-09Changed bsmad_impl to match Ahmed's output. Added latency and ↵sspenst
initiation_interval numbers for bsmad
2016-08-05Deleted useless commentssspenst
2016-08-05Added ptx_warp_info to know how many threads within a warp have executedsspenst
2016-08-05bsmad gives the correct output in the small cases I have tried, still need ↵sspenst
to complete the TODOs noted in bsmad_impl
2016-08-04A thread executing BSMAD is now able to access information from all threads ↵sspenst
in its warp
2016-07-08SST should now properly simulate the barrier operationsspenst
2016-07-06Added sstarr memory, which works the same as shared memorysspenst
2016-07-06ADD: print kernel parameter size footprint. BUG: concurrent kernels on same ↵Jin Wang
shader, should use hw_cta_id to store shared mem info
2016-07-06ADD: add separate cdp latencyJin Wang
2016-07-06ADD: add cdp latencyJin Wang
2016-07-05ADD: launch all device kernels at once in functional simulatorJin Wang
2016-07-05MOD: compute child parameter sizeJin Wang
2016-07-05BUG: PTX section id. ADD: cudaDeviceSetLimit. BUG: parameter addresses for ↵Jin Wang
child kernels in CDP. BUG: .weak .entry and .weak .global directives in ptx file. BUG: empty_protected() for stream manager causes deadlock, change to empty()
2016-07-05BUG: multiple child kernels finishJin Wang
2016-07-05BUG: do not handle cudaGetParameterBufferV2 and cudaLaunchDeviceV2 as ↵Jin Wang
call.uni in reconvergence
2016-07-05BUG: parameter alignmentJin Wang
2016-07-05MOD: add child kernel stream and scheduling supportJin Wang
2016-07-05ADD: add cudaGetParameterBufferV2 and add cudaLaunchDeviceV2 implementation. ↵Jin Wang
Kernel launch to stream not yet implemented
2016-07-04Restored madp instruction.speverel
2016-06-13If ptxas notices any duplicate errors, they now automatically get resolved ↵sspenst
and the program continues with the duplicate function/variable declarations removed.
2016-06-02Added handling of .cc option for arithmetic instructions. NOTE: Only made ↵speverel
changes to parse instructions. Carry functionality NOT fully implemented; .cc instructions function like their unmodified ueqivelents. Also modified GTX750Ti config to model L1 data cache as simply not being used for global loads (instead of not existing at all). Changed ptxinfo parsing to avoid crashing when info includes texture information.
2015-03-04initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK runningAhmed ElTantawy
generated by cgit v1.3 (git 2.53.0) at 2026-07-15 13:09:22 +0000