| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2019-09-23 | fixing reformatting | Mahmoud | |
| 2019-09-16 | Merge branch 'dev' of https://github.com/purdue-aalp/gpgpu-sim_distribution ↵ | Mahmoud | |
| into dev-private | |||
| 2019-09-13 | Seems like multiple passes for reformatting comments | Nick | |
| 2019-09-13 | Big reformat change using clang-format-6.0 | Nick | |
| 2019-09-13 | Revert "Add src/gpgpu-sim formatting" | Nick | |
| This reverts commit 9c9b1341613e767f306b2b73b5b8a5317b6ee563. | |||
| 2019-09-13 | Revert "Add additional formatting pass on directories" | Nick | |
| This reverts commit ca563ea85ead434e0d579026b5e66e829af5efe5. | |||
| 2019-09-13 | Add additional formatting pass on directories | Nick | |
| 2019-09-13 | Add src/gpgpu-sim formatting | Nick | |
| 2019-08-30 | Merge branch 'dev-nvidia' into dev-private | Mahmoud | |
| 2019-08-30 | update the adaptive cache behaviour and make L1 fully assoc in Volta | Mahmoud | |
| 2019-08-26 | Merge branch 'dev-nvidia' into dev-private | Mahmoud | |
| 2019-08-26 | Banked L1, adding iSLIP and RR arbiteratio and adding some comments | Mahmoud | |
| 2019-06-19 | Merge remote-tracking branch 'upstream/dev' into dev | tgrogers | |
| 2019-06-19 | Merge pull request #96 from CoffeeBeforeArch/AerialVision_cache_support | Tim Rogers | |
| AerialVision L2 Cache Support | |||
| 2019-05-26 | Merge pull request #1 from gpgpu-sim/dev | Mengchi Zhang | |
| Dev | |||
| 2019-05-21 | fix bugs in tag() and some other function | Jiangqiu Shen | |
| 2019-05-15 | make gpu_tot_cycle local variable not global variable | Mahmoud | |
| 2019-05-13 | Merge branch 'dev' into AerialVision_cache_support | Tim Rogers | |
| 2019-05-07 | enable FEM and fixed indentation | Mahmoud | |
| 2019-04-25 | increase stat counter size to long long | Mahmoud | |
| 2019-02-20 | Add full support for deprecated AerialVision L2 stats | Nick | |
| 2019-02-19 | Add initial infrastrucutre to support L2 (and other) cache statistics for ↵ | Nick | |
| AerialVision | |||
| 2018-10-11 | count misses of pending req as sector miss in streaming cache | Mahmoud | |
| 2018-10-11 | Merge branch 'dev-purdue-integration' of ↵ | Mahmoud | |
| https://github.rcac.purdue.edu/abdallm/gpgpu-sim_distribution into dev-purdue-integration | |||
| 2018-10-11 | improving the performance of cache flushing | Mahmoud | |
| 2018-10-11 | Merge branch 'dev-purdue-integration' into dev-purdue-integration | Timothy G Rogers | |
| 2018-10-09 | adding adaptive volta cache config | Mahmoud | |
| 2018-10-09 | Adding in an occupancy metric to match the nvprof metric | tgrogers | |
| 2018-10-08 | fixing an error about address length in the cache | tgrogers | |
| 2018-09-07 | adding streamin cache + fixing TEX cache + adding l1 latency and smem latency | Mahmoud | |
| 2018-08-27 | improving code quality | Mahmoud | |
| 2018-08-22 | adding lazy-fetch-on-read and invalidate operation to cache | Mahmoud | |
| 2018-06-15 | memory partition indexing | Mahmoud | |
| 2018-03-12 | fixibg sectir l1 deadlock bug | Mahmoud | |
| 2017-11-19 | Doing lazy fetch-on-read policy | Mahmoud | |
| 2017-11-18 | removing another assert | tgrogers | |
| 2017-11-18 | Getting rid of another assert that crops up cause of our memcpy and L2 ↵ | tgrogers | |
| interaction | |||
| 2017-11-18 | vectoradd is successfully filling the l2 | tgrogers | |
| 2017-10-11 | Merge branch 'dev-purdue-integration' of ↵ | Mahmoud | |
| https://github.rcac.purdue.edu/abdallm/gpgpu-sim_distribution into dev-purdue-integration | |||
| 2014-08-14 | - Code review 1173001 | Tayler Hetherington | |
| - Added a parameter to the cache configuration to configure the set index function. - Added a hash set index function to the Fermi L1 data cache for the two default cache sizes, 16KB/48KB with 32/64 sets. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18202] | |||
| 2014-08-14 | Review 77001: Fixing Writeback/Write allocate hard coded memory_access_types ↵ | Tayler Hetherington | |
| for specific caches. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16683] | |||
| 2014-08-14 | Adding bandwidth modeling to the cache model. | Wilson Fung | |
| [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16671] | |||
| 2014-08-14 | Integrating changes from my personal branch. | Tim Rogers | |
| Main contribution is a static warp limiting scheduler. There is also some minor cleanup to the heirarchy of the cache code and removal some excessively long lines Review ID: 36001 lgtm: 1 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16580] | |||
| 2014-08-14 | Fixing pending_hit bug (Access is supposed to return MISS, but stats should ↵ | Tayler Hetherington | |
| increment HIT_RESERVED). Reviewed in person by Tim. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16460] | |||
| 2014-08-14 | Fixing compilation bug in CL16452. Tested with gcc version 4.2.1 and 4.3.4. | Tayler Hetherington | |
| [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16453] | |||
| 2014-08-14 | Review: 33001. Updating/cleaning up the cache statistics. Moving the ↵ | Tayler Hetherington | |
| statistics from the tag array to the cache access functions. Added cache_stats class to record all memory accesses and access outcomes to each cache. Removed L2CacheAccessBreakdown_t. Cleaned up power_stats to reflect changes in the cache stats. Updated the cache stats printing. This will cause the performance gold files to change as the output format has been changed. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16452] | |||
| 2014-08-14 | make sure L1 cache is flushed at a configuration change between kernels, ↵ | Ahmed El-Shafiey | |
| even if flushing L1 cache between kernels option is not set [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15834] | |||
| 2014-08-14 | - Adding support for cudaFuncSetCacheConfig API, that allows changing the | Ahmed El-Shafiey | |
| L1 Cache and Shared Memory configurations across kernels. The support enable the user to specify two more configurations (Preferred L1) or (Preferred Shared Memory) besides the default config. If the cudaFuncSetCacheConfig API is used to set the cache configuration of a specific kernel to either of these configuration (cudaFuncCachePreferShared, cudaFuncCachePreferL1), the simulator will change the cache configuration at kernel launch accordingly, if there is no alternative configurations provided to the simulator it will use the default configurations with a warning message display [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15816] | |||
| 2014-08-14 | Replaced the legacy L2 cache access stats with more meaningful breakdown ↵ | Wilson Fung | |
| that categorize access by their access type (global memory read/write, local memory read/write, instruction read, ... etc.). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15784] | |||
| 2014-08-14 | Cleaning up the interconnection core to memory partition statistics | Tayler Hetherington | |
| [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15745] | |||
