aboutsummaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/gpu-sim.cc
AgeCommit message (Collapse)Author
2018-11-09Adding checkpoint supportDeval Shah
2018-11-09resolving merge conflictsDeval Shah
2018-11-09resolving merge conflictDeval Shah
2018-11-03merged with memory subsytem. Regression is passing but tensorcore kernel is ↵aamir
stuck in deadlock
2018-10-26made the changes compatible with old config filesMd Aamir Raihan
2018-10-24merged tensor-cores codeaamir
2018-09-22debug printsaamir
2018-08-16Timing model for VCOREnegargoli93
2018-07-16fix pipline for tensor_core and change confignegargoli93
2018-06-20Tensor core timing modelnegargoli93
2018-05-21Merged in suchitapati/gpgpusim-cudnn-05-01-18 (pull request #7)Suchita Pati
Support for -gpgpu_registers_per_block and addition of -save_embedded_ptx 1 to config files for mnistCUDNN Approved-by: tgrogers-purdue <[email protected]>
2018-05-09Merge remote-tracking branch 'public/dev' into devtgrogers
2018-05-02Minor change in config descriptionSuchita Pati
2018-05-01Added support for -gpgpu_registers_per_block configSuchita Pati
2018-04-11Merge remote-tracking branch 'upstream/dev' into devtgrogers
2018-04-10added config -gpgpu_shmem_per_block and fixed cudaGetDeviceAttributes functionSuchita Pati
2018-04-05fixing gpu-tot-cycle bugMahmoud
2018-04-05adding new stats counterMahmoud
2018-04-05adding new counters for parition level para and L2 BWMahmoud
2018-03-31Getting rid of our constant, annoying prints. Running workloads of any size ↵tgrogers
causes ridiculous output file sizes
2018-03-28Fixing a minor typo in an old configtgrogers
2018-03-26Provide portable (non-x86) breakpoint method which should work on all ↵Nathan Conrad
linuxes. Tested on PowerPC.
2017-08-17Merged all work on the dev branch since the divergence point into the dnn ↵speverel
branch, incorporating Dynamic Parallelism and many bug fixes.
2016-09-02BUG: concurrent kernel on the same SMX does not work with non-legacy local ↵Jin Wang
memory mapping, turn off by default
2016-09-02MOD: Add macros to turn off cuda_device_runtime for CUDA < 5.0Jin Wang
2016-07-06Added the ability to load from sstarr memory after data has been stored in itsspenst
2016-07-06ADD: add knob to enable CDP in gpgpusim configJin Wang
2016-07-06MOD: modify to new structure name gpgpu_ptx_sim_infoJin Wang
2016-07-06ADD: add kernel launching latency from stream to distributorJin Wang
2016-07-06ADD: print kernel parameter size footprint. BUG: concurrent kernels on same ↵Jin Wang
shader, should use hw_cta_id to store shared mem info
2016-07-06ADD: add stats for kernel launching and complete cycleJin Wang
2016-07-06BUG: concurrent kernels on same SM may occupy warps from running CTAsJin Wang
2016-07-06BUG: for concurrent kernels on same shader, should select kernel from the ↵Jin Wang
distributor directly
2016-07-06ADD: support concurrent kernels on one shaderJin Wang
2016-07-05MOD: schedule one child kernel each cycleJin Wang
2016-07-05MOD: add child kernel stream and scheduling supportJin Wang
2015-06-05Fixing bug with local stats not being reset on call to update_stats. Added ↵Tayler Hetherington
code to remove the trailing newline character from the C++ name de-mangling fix. Also, fixed small bug with previous commit
2015-06-05Fixing bug with max cycle/instruction/cta + bug with C++ name de-mangling ↵Tayler Hetherington
with spaces (e.g., using templates)
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18452]
2014-08-14Refactoring:Dongdong Li
1. Decouple the constructor of interconnect interface 2. Some type changed to unsigned from int Fixed Bug: wrong variable in InterconnectInterface::Busy() Review: 83001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16877]
2014-08-14Intesim2 IntegrationDongdong Li
Details: See Review 80001 https://gpgpu-sim-code-review.appspot.com/80001/ [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16747]
2014-08-14Adding bandwidth modeling to the cache model.Wilson Fung
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16671]
2014-08-14Redesigned the memory partition unit to support multiple L2 cache banks per ↵Wilson Fung
partition. Each L2 cache banks has its own connection to the interconnection network to allow L2 bandwidth to scale without increase the number of memory parttiion units. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16613]
2014-08-14Adding option to force global memory accesses to skip L1 data cache while ↵Wilson Fung
still caching data from local memory space. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16601]
2014-08-14Adding new option '-liveness_message_freq', which throttles the frequency of ↵Wilson Fung
simulation liveness printout (default to 1 per second in wall clock time). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16482]
2014-08-14Fixing bug in printing - Not checking if cache was instantiated (i.e., L1D ↵Tayler Hetherington
for Quadro config). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16457]
2014-08-14Review: 33001. Updating/cleaning up the cache statistics. Moving the ↵Tayler Hetherington
statistics from the tag array to the cache access functions. Added cache_stats class to record all memory accesses and access outcomes to each cache. Removed L2CacheAccessBreakdown_t. Cleaned up power_stats to reflect changes in the cache stats. Updated the cache stats printing. This will cause the performance gold files to change as the output format has been changed. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16452]
2014-08-14Further cleaning up power stats - Continuation of issue 35001.Tayler Hetherington
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16437]
2014-08-14Fixing interconnect stats bugTayler Hetherington
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16428]
2014-08-14make sure L1 cache is flushed at a configuration change between kernels, ↵Ahmed El-Shafiey
even if flushing L1 cache between kernels option is not set [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15834]
generated by cgit v1.3 (git 2.53.0) at 2026-07-15 21:50:25 +0000