| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2019-10-25 | Add a new config option to cap the max number of completed CTAs | Nick | |
| 2019-09-13 | Seems like multiple passes for reformatting comments | Nick | |
| 2019-09-13 | Big reformat change using clang-format-6.0 | Nick | |
| 2019-09-13 | Revert "Add src/gpgpu-sim formatting" | Nick | |
| This reverts commit 9c9b1341613e767f306b2b73b5b8a5317b6ee563. | |||
| 2019-09-13 | Revert "Add additional formatting pass on directories" | Nick | |
| This reverts commit ca563ea85ead434e0d579026b5e66e829af5efe5. | |||
| 2019-09-13 | Add additional formatting pass on directories | Nick | |
| 2019-09-13 | Add src/gpgpu-sim formatting | Nick | |
| 2019-08-30 | Making the max cycles/inst counters 64 bits | tgrogers | |
| 2019-08-23 | fixing CUDA 10 fail | Mahmoud | |
| 2019-08-22 | Merge branch 'dev' of https://github.com/purdue-aalp/gpgpu-sim_distribution ↵ | Mahmoud | |
| into dev-private | |||
| 2019-07-29 | adding simple dram model | Mahmoud | |
| 2019-07-15 | adding the new elapsed_cycles_sm_tot stats | Mahmoud | |
| 2019-07-14 | Move sm_next_access_uid | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-11 | Move g_watchpoint_hits | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-08 | Move g_ptx_sim_num_insn | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-08 | Move cp_count | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-08 | Move opcode_latency_int thus pass gpgpu_context into many classes | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-03 | Remove g_filename | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-07-03 | Add backward pointer to gpgpu_sim | Mengchi Zhang | |
| Signed-off-by: Mengchi Zhang <[email protected]> | |||
| 2019-06-05 | adding new cuda 9 APIs to run the deepbench workloads | Mahmoud | |
| 2019-05-16 | fixing the link symbol error | Mahmoud | |
| 2019-05-15 | make gpu_tot_cycle local variable not global variable | Mahmoud | |
| 2019-05-02 | Merge branch 'dev' of https://github.com/gpgpu-sim/gpgpu-sim_distribution ↵ | Mahmoud | |
| into dev | |||
| 2019-04-18 | changes for compute capabilty | Preyesh Dalmia | |
| 2019-04-17 | Adding configs for device limits and fixed other misc bugs | Suchita Pati | |
| 2019-04-11 | adding some stats and random hashing | Mahmoud | |
| 2018-11-09 | changes for checkpoint support | Deval Shah | |
| 2018-11-09 | resolving merge conflict | Deval Shah | |
| 2018-10-09 | Adding in an occupancy metric to match the nvprof metric | tgrogers | |
| 2018-10-07 | Unrolling Aksahy's stats - as they seem to be really screwing things up. | tgrogers | |
| 2018-05-01 | Added support for -gpgpu_registers_per_block config | Suchita Pati | |
| 2018-04-10 | added config -gpgpu_shmem_per_block and fixed cudaGetDeviceAttributes function | Suchita Pati | |
| 2018-03-22 | Change 252 by jain156@akshayj-lt1 on 2017/05/29 10:51:32 | Akshay Jain | |
| Checking in the data footprint stats as reported in the micro paper. The implementation uses gpgpu pointer, due to which I don't feel fine pushing to mainline. May be I can do the stats check and increment in l2cache.cc through a public function to avoid exposing gpgpu pointer to public | |||
| 2017-11-18 | fixing a stupid inheritance bug | tgrogers | |
| 2017-11-18 | Making the perf sim copy optional, getting rid of an assert that will happen ↵ | tgrogers | |
| with the new hack and incrementing the cycle so that cudamemcopies take some time (if we don't do this the LRU in the cache does not work) | |||
| 2017-11-18 | vectoradd is successfully filling the l2 | tgrogers | |
| 2017-10-30 | adding new stats and change the PascalP100-HBM config | Mahmoud | |
| 2017-10-27 | add more statistics and chaging Pascal config | Mahmoud | |
| 2017-10-26 | Changing the Titan X config file to use the last modifications | Mahmoud | |
| 2017-10-25 | The commits includes: | Mahmoud | |
| 1- REEAD/WERITE buffer for DRAM 2- Fixing FETCH_ON_WRITE cahce policy bug | |||
| 2017-09-12 | Adding HBM model | Mahmoud | |
| 2017-07-20 | Fixing BankGroup Indexing Bug | Mahmoud | |
| 2017-07-12 | Fixing BankGroup Indexing Bug | Mahmoud | |
| 2016-07-05 | MOD: add child kernel stream and scheduling support | Jin Wang | |
| 2015-06-05 | Fixing bug with max cycle/instruction/cta + bug with C++ name de-mangling ↵ | Tayler Hetherington | |
| with spaces (e.g., using templates) | |||
| 2014-08-14 | Redesigned the memory partition unit to support multiple L2 cache banks per ↵ | Wilson Fung | |
| partition. Each L2 cache banks has its own connection to the interconnection network to allow L2 bandwidth to scale without increase the number of memory parttiion units. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16613] | |||
| 2014-08-14 | Adding new option '-liveness_message_freq', which throttles the frequency of ↵ | Wilson Fung | |
| simulation liveness printout (default to 1 per second in wall clock time). [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16482] | |||
| 2014-08-14 | Review: 33001. Updating/cleaning up the cache statistics. Moving the ↵ | Tayler Hetherington | |
| statistics from the tag array to the cache access functions. Added cache_stats class to record all memory accesses and access outcomes to each cache. Removed L2CacheAccessBreakdown_t. Cleaned up power_stats to reflect changes in the cache stats. Updated the cache stats printing. This will cause the performance gold files to change as the output format has been changed. [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 16452] | |||
| 2014-08-14 | make sure L1 cache is flushed at a configuration change between kernels, ↵ | Ahmed El-Shafiey | |
| even if flushing L1 cache between kernels option is not set [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15834] | |||
| 2014-08-14 | - Adding support for cudaFuncSetCacheConfig API, that allows changing the | Ahmed El-Shafiey | |
| L1 Cache and Shared Memory configurations across kernels. The support enable the user to specify two more configurations (Preferred L1) or (Preferred Shared Memory) besides the default config. If the cudaFuncSetCacheConfig API is used to set the cache configuration of a specific kernel to either of these configuration (cudaFuncCachePreferShared, cudaFuncCachePreferL1), the simulator will change the cache configuration at kernel launch accordingly, if there is no alternative configurations provided to the simulator it will use the default configurations with a warning message display [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 15816] | |||
