1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Mar 30 20:51:33 2013 (1364691093)
// Cuda compilation tools, release 5.5, V5.5.0
//
.version 3.2
.target sm_20
.address_size 32
.visible .entry _Z8myKernelPi(
.param .u32 _Z8myKernelPi_param_0
)
{
.reg .s32 %r<9>;
ld.param.u32 %r1, [_Z8myKernelPi_param_0];
cvta.to.global.u32 %r2, %r1;
.loc 1 3 1
mov.u32 %r3, %ntid.x;
mov.u32 %r4, %ctaid.x;
mov.u32 %r5, %tid.x;
mad.lo.s32 %r6, %r3, %r4, %r5;
.loc 1 4 1
shl.b32 %r7, %r6, 2;
add.s32 %r8, %r2, %r7;
st.global.u32 [%r8], %r6;
.loc 1 5 2
ret;
}
|
