summaryrefslogtreecommitdiff
path: root/configs
diff options
context:
space:
mode:
authorMahmoud <[email protected]>2019-05-07 16:32:22 -0400
committerMahmoud <[email protected]>2019-05-07 16:32:22 -0400
commit771329db8d43acda78c06253c56644bad0be7964 (patch)
treeef5100715514ec2bf973ccd706f9c957a3ca2ebb /configs
parentcf47bd8a20dfb75e8ba5d4aa8e41f570da0cb7f4 (diff)
parent4697483b3fffcdfcf81a4199d87c1255a8b55729 (diff)
Merge branch 'dev' of https://github.com/mkhairy/gpgpu-sim_distribution into dev
Diffstat (limited to 'configs')
-rw-r--r--configs/tested-cfgs/SM7_TITANV/gpgpusim.config2
1 files changed, 1 insertions, 1 deletions
diff --git a/configs/tested-cfgs/SM7_TITANV/gpgpusim.config b/configs/tested-cfgs/SM7_TITANV/gpgpusim.config
index f454240..ebd442f 100644
--- a/configs/tested-cfgs/SM7_TITANV/gpgpusim.config
+++ b/configs/tested-cfgs/SM7_TITANV/gpgpusim.config
@@ -86,7 +86,7 @@
# if the assigned shd mem = 0, then L1 cache = 128KB
# For more info, see https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#shared-memory-7-x
# disable this mode in case of multi kernels/apps execution
--adpative_volta_cache_config 1
+-adaptive_volta_cache_config 1
# Volta unified cache has four ports
-mem_unit_ports 4
-gpgpu_cache:dl1 S:4:128:64,L:L:s:N:L,A:256:8,16:0,32