summaryrefslogtreecommitdiff
path: root/configs/tested-cfgs
AgeCommit message (Collapse)Author
2025-09-07Update gpgpusim.config (#130)Ahmad Alawneh
2025-09-07Update gpgpusim.config (#129)Ahmad Alawneh
* Update gpgpusim.config * Update gpgpusim.config
2025-06-19rename conf (#123)Ahmad Alawneh
2025-06-01add a100 conf (#120)Ahmad Alawneh
* add a100 conf * change l1 write ratio
2025-02-18Fix cache string description in config files (#96)WilliamMTK
* fix_cache_string: update cache desc in config files and remove typos * fix_cache_string: update gitignore
2023-12-18Update gpgpusim.configFangjia Shen
Fixed an outdated comment line
2023-06-17137 drop sector cache flexibility (#57)Fangjia Shen
Addresses accel-sim issue 137. For sector cache, the sector size must be 32B (hard-coded and not configurable) and cache line size must be set to 128B; a runtime parameter check will terminate simulation if the cache line size is not 128B.
2023-06-07Revert QV100 config and add GV100 configJRPan
2022-02-18update configs max concurrent kernel based on compute capabilityAaron M Barnes
2022-02-18update max_concurrent kernel based on compute capabilityAaron M Barnes
2022-02-01rm hw_perf.csv from config folderJRPAN
2021-10-17AccelWattch dev IntegrationVijayKandiah
2021-08-23Ampere and Turing also lrr schedulerJRPAN
2021-08-23Update volta to use lrr schedulerJRPAN
2021-05-27fixing configsMahmoud Khairy A. Abdallah
2021-05-26changing kernel latencyMahmoud Khairy A. Abdallah
2021-05-26updating the configs based on the tuner outputMahmoud Khairy A. Abdallah
2021-05-19oops delete this config, it should not be pushedMahmoud Khairy A. Abdallah
2021-05-19change L1 cache config in Volta+ to be write-through and write-allocate ↵Mahmoud Khairy A. Abdallah
based on recent ubench
2021-05-19chaning @sets to 4 based on recent ubenchsMahmoud Khairy A. Abdallah
2021-05-19updating config filesMahmoud Khairy A. Abdallah
2021-05-19updating config files with right adaptive cache parametersMahmoud Khairy A. Abdallah
2021-05-19Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribution ↵Mahmoud Khairy A. Abdallah
into dev
2021-05-19formatting againJRPAN
2021-05-18new configs - adaptive cache and cache write ratioJRPAN
2021-05-15fixing streaming cache based on recent ubenchMahmoud Khairy A. Abdallah
2021-03-25change the L1 cache policy based on recent ubenchMahmoud Khairy A. Abdallah
2021-03-25change the L1 cache policy to be on-miss based on recent ubenchMahmoud Khairy A. Abdallah
2021-02-25adding new RTX 3070 configMahmoud Khairy A. Abdallah
2020-06-01revmoing traces driven from gpgpusimMahmoud
2020-06-01renaming the executableMahmoud
2020-06-01moving all ipoly equstions to one fileMahmoud
2020-05-30adding new specialization unitsMahmoud
2020-05-28splitting execution-driven and trace-driven config filesMahmoud
2020-05-23adding back titianCMahmoud
2020-05-23Merge branch 'dev' of https://github.com/purdue-aalp/gpgpu-sim_distribution ↵Mahmoud
into dev-traces
2020-05-22code reformattingMahmoud
2020-05-18fixing some failing appsMahmoud Khairy A. Abdallah
2020-04-07Merge remote-tracking branch 'localpub/dev' into devtgrogers
2020-04-02updating the turing configMahmoud Khairy A. Abdallah
2020-04-02updating config filesMahmoud Khairy A. Abdallah
2020-02-09adding kepler sass, skip-first-kernel and update config fileMahmoud Khairy A. Abdallah
2019-11-12updating SASS config for tensor coresMahmoud
2019-10-18adding config to trace-driven modeMahmoud
2019-10-18update v100 config and remove TB latencyMahmoud
2019-10-17Merge pull request #130 from srirajpaul/config_pascalTim Rogers
Fix SM6_TITANX config to use pascal file
2019-10-16updating l2 indexing, reg file and kernel lat in QV100 configMahmoud
2019-10-04increase RF banksMahmoud
2019-08-30update the adaptive cache behaviour and make L1 fully assoc in VoltaMahmoud
2019-08-26update titanV config fileMahmoud
generated by cgit v1.3 (git 2.53.0) at 2026-07-10 22:25:45 +0000