summaryrefslogtreecommitdiff
path: root/src/cuda-sim/ptx_ir.cc
AgeCommit message (Expand)Author
2019-06-27increase the function buffer againMahmoud
2019-06-23fixing the buffer limit for function namesMahmoud
2019-06-10adding new wmma instruction cogifMahmoud
2018-11-09resolving merge conflictDeval Shah
2018-11-03merged with memory subsytem. Regression is passing but tensorcore kernel is s...aamir
2018-10-24merged tensor-cores codeaamir
2018-08-14parsing changes for timing modelaamir
2018-08-09added loadaamir
2018-08-07implemented prmt and started working on variable precision mul instaamir
2018-06-21WIP adding support for PTX JIT and dumping params to cudaLaunchesJonathan
2018-06-11added all the configurationaamir
2018-06-05parse all ptx and add to symbol tableJonathan
2018-06-05added support for wmma:load_c:f16_typeaamir
2018-05-27added wmma parsing but execution getting abortedaamir
2018-04-01fix regressions -- move call to pre_decode into do_pdomTor Aamodt
2018-03-27support for pinned memories - temporary fixAmruth
2018-03-23dynamic pdom analysis at runtimeAmruth
2017-05-09Fix next block addr to link predicate ret block to consecutive blockMengchi Zhang
2016-09-06Merge pull request #30 from sspenst/devgpgpu-sim
2016-09-05Merge pull request #28 from jwang323/cdp_cleangpgpu-sim
2016-08-24Added shfl instructionsspenst
2016-07-06ADD: add separate cdp latencyJin Wang
2016-07-06ADD: add cdp latencyJin Wang
2016-07-05MOD: compute child parameter sizeJin Wang
2016-07-05ADD: add support for cudaStreamCreateWithFlagsJin Wang
2016-07-05BUG: do not handle cudaGetParameterBufferV2 and cudaLaunchDeviceV2 as call.un...Jin Wang
2016-07-05ADD: initial support for instruction group used by CDPJin Wang
2016-06-07The ptx parser now recognizes the NC option for ld.global, however this optio...sspenst
2016-06-02Added handling of .cc option for arithmetic instructions. NOTE: Only made cha...speverel
2015-06-05Fixing bug with local stats not being reset on call to update_stats. Added co...Tayler Hetherington
2015-06-05Fixing bug with max cycle/instruction/cta + bug with C++ name de-mangling wit...Tayler Hetherington
2015-03-04initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK runningAhmed ElTantawy
2014-08-14This should fix 2.3 regression and may fix others as well.Ahmed El-Shafiey
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
2014-08-14Okay, both the crash and the valgrind complaint are caused by the non-type sa...Tim Rogers
2014-08-14Fixed at least one error in the valgrind build. Forgot to initial a member va...Tim Rogers
2014-08-14Fixing a bug exposed by the fix for bug 42.Tim Rogers
2014-08-14MergingTim Rogers
2014-08-14Fixed the timing model for LDU instruction, before it was not recognized as a...Wilson Fung
2014-08-14Fixing regression failure: vote.all was broken by vote.ballet implementation.Wilson Fung
2014-08-14Added implementation of vote.ballot (passing directed test). Added popc (not...Wilson Fung
2014-08-14Copied in Arun's SIMT stack fix for recursive calls (CL8574)Inderpreet Singh
2014-08-14- print out instructions at branch divergence/reconvergence points (more info...Tor Aamodt
2014-08-14- adding clearer documentation to setup_environmentTor Aamodt
2014-08-14Fixing bug 126. Now DXTC runs to completion by not giving correct result (ex...Wilson Fung
2014-08-14change copyright notice to include authorsTor Aamodt
2011-06-29changing copyright to BSDTor Aamodt
2010-12-20fix from CL 8285Tor Aamodt
2010-12-15Added next instruction type to ptxplus, ".ff64". It's the same as ".f64" exce...Jimmy Kwa
2010-11-30integrate changes (makes code more modular, i would argue)Tor Aamodt
generated by cgit v1.3 (git 2.53.0) at 2026-07-11 18:36:50 +0000