summaryrefslogtreecommitdiff
path: root/src/cuda-sim
AgeCommit message (Expand)Author
2019-06-23fixing the buffer limit for function namesMahmoud
2019-06-18fixing shuffle inst bugMahmoud
2019-06-10adding new wmma instruction cogifMahmoud
2019-05-02Merge branch 'dev' of https://github.com/gpgpu-sim/gpgpu-sim_distribution int...Mahmoud
2019-04-17Adding configs for device limits and fixed other misc bugsSuchita Pati
2019-04-16Adding additional fixes for the texture bugsSuchita Pati
2019-04-11adding local xbar and fast execution modeMahmoud
2019-04-10Adding texture FixSuchita Pati
2019-03-24Parse bar.warp.sync as NOP operation ( which is acceptable in Stack based rec...Deval Shah
2018-11-29Fixing the compile in gcc 4.4.xtgrogers
2018-11-20Fixing the compile in gcc 4.4.xtgrogers
2018-11-18Merge branch 'dev' of https://github.com/gpgpu-sim/gpgpu-sim_distribution int...Mahmoud
2018-11-09Adding checkpoint supportDeval Shah
2018-11-09resolving merge conflictsDeval Shah
2018-11-09changes for checkpoint supportDeval Shah
2018-11-09resolving merge conflictDeval Shah
2018-11-07Adding INT unit, fixing tensor core latency, updating config filesMahmoud
2018-11-05demorgan law erroraamir
2018-11-04bug in the wmma_ld for load-c in fp16 modeaamir
2018-11-03merged with memory subsytem. Regression is passing but tensorcore kernel is s...aamir
2018-11-02bug in the last commitaamir
2018-11-02some minor changes asked in the code reviewaamir
2018-11-02added incount and outcount, addressed all of the pull request commentsaamir
2018-10-26made the changes compatible with old config filesMd Aamir Raihan
2018-10-24merged tensor-cores codeaamir
2018-10-05Merge pull request #15 from gjulianm/devTim Rogers
2018-10-05Merge pull request #76 from tgrogers/devTim Rogers
2018-10-05Merge pull request #66 from pigrew/cleanup-clang-warningsTim Rogers
2018-09-22debug printsaamir
2018-09-16print for mem transactionaamir
2018-09-14corrected the bug in vpcore functional modelaamir
2018-09-10added support for generating correct no of mem txnaamir
2018-09-09generating correct number of mem transactionaamir
2018-09-09minor changes for generating mem transaction in timing model. NOTE NOT COMPLETEDaamir
2018-08-16add latencynegargoli
2018-08-16Timing model for VCOREnegargoli93
2018-08-16fix alignment bug in parser, modified ptxjitconfig, minor fixesJonathan
2018-08-14parsing changes for timing modelaamir
2018-08-13generalized v4 completed;Note I have only added row major support for matrix baamir
2018-08-12tested b4 b8 b16 modeaamir
2018-08-10added mma and st inst. Only different b mode needs to be addedaamir
2018-08-10fixes ptxjitplus and cuLaunchKernelJonathan
2018-08-10corrected a bug in bfi implementationaamir
2018-08-09added loadaamir
2018-08-08brev implementationJ
2018-08-07implemented prmt and started working on variable precision mul instaamir
2018-08-07working fix for deadlock due to operand collector, parser changes to support ...J
2018-07-23brought back ptxinfoJonathan
2018-07-22added regression and debugged the failing testcaseaamir
2018-07-21merging the changes of cutlass on negar tensorcore branchaamir
generated by cgit v1.3 (git 2.53.0) at 2026-07-11 16:50:56 +0000