aboutsummaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/shader.cc
AgeCommit message (Collapse)Author
2024-07-12Reg bank patch (#41)Aaron Barnes
* remove implicit casting, cleanup unused bank_warp_shift parameter * update cu init function prototype * remove m_bank_warp_shift from function call
2024-06-22Add missing increment part for m_pending_ldgsts with minor fix (#72)Wonhyuk Yang
LDGSTS/LDGDEPBAR was introduced #62, but it's increment part was deleted by mistake. So add it. In some applications, ldgsts may not exist between ldgdepbar. In such cases, add exception handling logic to insert an empty vector. Reported-by: Okkyun Woo <[email protected]> Signed-off-by: Wonhyuk Yang <[email protected]>
2023-09-20LDGSTS, LDGDEPBAR and DEPBAR Implementations (#62)Connie120
2023-08-07Merge branch 'dev' into fix-statsAaron Barnes
2023-07-05Merge branch 'dev' into fix-statsAaron Barnes
2023-06-13rename cache bankconflict stat to be more descriptiveAaron M Barnes
2023-06-12more unused var fixesAhmad Alawneh
2023-06-12fix more Wsign warningsAhmad Alawneh
2023-06-12fix types, change int to unsigned intAhmad Alawneh
2023-06-12fixing bunch of formatting warnings (#53)Ahmad Alawneh
* fixing bunch of formating warrnings * remove unintialized and unused results warnnings * revert the changes , as it doenst fix the warning --------- Co-authored-by: Fangjia Shen <[email protected]>
2023-06-08shared mem bank conflictsAaron M Barnes
2023-05-10Merge branch 'dev' into fix_different_latencies_to_same_ex_unitJRPan
2022-04-11Merge pull request #40 from notseefire/devJRPan
Fixed constant_cycle
2022-04-07Fixed constant_cyclenotseefire
2022-04-06fix duplicate regfile accesses within same instructionAaron M Barnes
2022-02-25Fixed old bug that happens when there are different latencies to the same ↵Rodrigo Huerta
execution unit
2022-02-18fix trace-driven concurrency segfaultAaron M Barnes
2022-02-01Update CopyrightsJRPAN
2021-10-17AccelWattch dev IntegrationVijayKandiah
2021-08-16better oc selecting when sub core enabledJRPAN
2021-08-16Adding restricted round robin schedulerJRPAN
2021-06-03minor improvementsJRPAN
2021-05-23format codeMahmoud Khairy A. Abdallah
2021-05-20L2 breakdown - reuse mf allocatorJRPAN
2021-05-19moving the unified size from the base class config to l1 configMahmoud Khairy A. Abdallah
2021-05-19moving shmem option to the base class and change the code to accept turing ↵Mahmoud Khairy A. Abdallah
config
2021-05-19fixing the failing of mergingMahmoud Khairy A. Abdallah
2021-05-19Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribution ↵Mahmoud Khairy A. Abdallah
into dev
2021-05-19add checking on spec unit in subcoreMahmoud Khairy A. Abdallah
2021-05-19Merge branch 'dev' into adaptive-cacheJRPan
2021-05-19Use cache config multipilier when possibleJRPAN
2021-05-19formatting againJRPAN
2021-05-18adaptive cache - updateJRPAN
2021-05-18Add WT to lazy_fetch_on_readJRPAN
2021-05-18sending cache block byte maskJRPAN
2021-05-18store ack for new wapsJRPAN
2021-05-18Merge branch 'dev' of https://github.com/accel-sim/gpgpu-sim_distribution ↵Mahmoud Khairy A. Abdallah
into dev
2021-05-17specialized unit get_ready() was missing subcoreAaron Barnes
2021-05-17code refactoring cycle()Mahmoud Khairy A. Abdallah
2021-05-15moving reg file read to read_operands function as beforeMahmoud Khairy A. Abdallah
2021-05-15fixing streaming cache based on recent ubenchMahmoud Khairy A. Abdallah
2021-05-13run changes through clang-formatAaron Barnes
2021-05-13specialized unit should be partitioned tooAaron Barnes
2021-05-12rm unnecessary instr getAaron Barnes
2021-05-12remove printsAaron Barnes
2021-05-12fix prints / segfaultAaron M Barnes
2021-05-11fix print, move simd::issue() impl to .cc fileAaron M Barnes
2021-05-11issue function needed to be constrainedAaron Barnes
2021-05-11add prints for ex issue validationAaron M Barnes
2021-05-11minor fixes, pure virtual callsAaron M Barnes
generated by cgit v1.3 (git 2.53.0) at 2026-07-18 17:35:14 +0000