| Age | Commit message (Collapse) | Author |
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11329]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11310]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11308]
|
|
Merging
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/cuda-sim/cuda-sim.cc
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/cuda-sim/cuda-sim.h
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/cuda-sim/instructions.cc
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/cuda-sim/ptx_sim.h
to //depot/gpgpu_sim_research/fermi/distribution/src/cuda-sim/...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11288]
|
|
Merging
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/gpgpu-sim/gpu-sim.cc
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/gpgpu-sim/gpu-sim.h
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/gpgpu-sim/shader.cc
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/gpgpu-sim/shader.h
to //depot/gpgpu_sim_research/fermi/distribution/src/gpgpu-sim/...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11287]
|
|
Merging
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/abstract_hardware_model.cc
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/abstract_hardware_model.h
//depot/gpgpu_sim_research/fermi_ayoub/distribution/src/gpgpusim_entrypoint.cc
to //depot/gpgpu_sim_research/fermi/distribution/src/...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11286]
|
|
Added an assertion that checks to make sure that incoming mem_fetch size is less than or equal to cache's line size. This requires non-decreasing line sizes going down the cache heirarchy.
Changed Quadro's texture L2 cache to have 256B lines (because of above restriction and instruction cache having 256B lines; Henry's paper also observed 256B line size for L2). Increased total L2 size to 256KB from 128KB as per Henry's paper. From ISPASS, SDK, and RODINIA benchmarks, only MUM and MGST are affected with a 30% slowdown.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11253]
|
|
Disabling L2 caches bypasses L2 cache. Note that memory partition is still clocked at the L2 frequency.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11235]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11231]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11227]
|
|
Fix for Bug 119 - Incorrect coalescing of atomic accesses.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11226]
|
|
explicit string/enum dependency. Removes a bug when doing debug priting caused by walking off the end of the named list because someone forgot to update the string array
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11143]
|
|
ldst_unit::writeback
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11085]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11066]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10969]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10963]
|
|
Does not support sm_20
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10951]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10936]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10934]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10933]
|
|
however, we use the one at $CUDA_INSTALL_PATH/bin. Now check and use the same thing.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10930]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10899]
|
|
the other L1 cache options) and change the default values to the one in Quadro config. The old default value could not even be parsed.
- Removed the SIMD width option from the shader_core_pipeline_opt description and default value and Quadro config file. Also changed the default thread count from 256 to 1024.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10897]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10756]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10755]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10754]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10753]
|
|
The problem was 2-fold:
1) If all the lanes hit, we were not incrementing the instruction count since the instruction did not progress to the WB stage, the scoreboard relasing is done in the ldst_unit::cycle function for cache hits. Added code there to increment the instrcution count.
2) Loads were some lanes hit in cache and some lanes do not were not being comepletely counted. Only the lanes sent off to the memory system were being counted because we were setting the warp's active lanes to the access's acrtive lanes.... I am not sure why this code was there...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10737]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10736]
|
|
the work of CL10697 which undone the changes to one file (stream_manager.cc). Here I undo the changes for 4 make files and more importantly the setup_enviroment file where I uncommented the include path of openCL as the case before CL10695, and I kept Tim changes to the CUDA path done later in CL10723 which he made originally to undo the work I did but didn't uncommet the openCL path which I do here.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10730]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10728]
|
|
execution
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10727]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10726]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10697]
|
|
cudasim.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10695]
|
|
Fixed gpu_sim_cycle for sequential kernels. Now it resets after each kernel launch
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10547]
|
|
I believe someone has added -gpgpu_max_insn_issue_per_warp to the configuration but didn't add it to the configuration struct.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10527]
|
|
clock domain instead of ICNT clock domain.
Note: if NOT having an L2 cache is supported in later versions of this branch then this ejection needs to happen in DRAM clock domain when L2 is disabled.
cuda regression tests pass
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10501]
|
|
$CUDAHOME and replacing them with $CUDA_INSTALL_PATH. Removing all
instances of $NVIDIA_CUDA_SDK_LOCATION with $NVIDIA_COMPUTE_SDK_LOCATION.
- Some additions/changes to the README file to make it a little more
intuitive.
- Default values added to setup_environment to make things easier for the
average user.
- My first perforce submit :D
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10401]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10324]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10300]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10299]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10090]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 10013]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9929]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9924]
|
|
delay. Still need to update/validate the Quadro config for this.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9921]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9917]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9901]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 9884]
|