| Age | Commit message (Collapse) | Author |
|
just print the stats whenever a kernel is done.
This requires decoupling updating the stats from printing them and modifying the printing code to accomodate this change.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12366]
|
|
could have a few cycles left (e.g. memory).
To prevent the problem with the race condition, no stream operations are allowed to launch until the kernel that has finished finished executing. The loop will exit, the kernel prints its stats, then in the next iteration the next operation is allowed to launch.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12362]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12358]
|
|
Right now this doesn't cause any trouble becaue increment_thread_id guarantees that this particular part of the condition is never false (in correct operation)
Normal kernel configuration have the z dimention smaller than the x dimention which causes it to be always true, but with a weird configuration, this is a potential place for failure.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12357]
|
|
Merging
//depot/gpgpu_sim_research/fermi_replay/distribution/src/gpgpusim_entrypoint.cc
to //depot/gpgpu_sim_research/fermi/distribution/src/gpgpusim_entrypoint.cc
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12356]
|
|
- FUs depended on the result bus to know if they are going to be used on a certain cycle, this is not the case anymore, occupied bitvectors are added
- A configurable number of result buses is added (the number of buses is equal to the EX_WB pipe width)
- Modified the Fermi config file to add two ports to the operand collector
IPC with a theoretical limit of number_of_SMs*64 is achievable using this configuration
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12349]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12343]
|
|
The observed latencies are reduced by 5 to account for other stages in the SM pipeline
Eventually this should be calibrated against the microbenchmarks
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12310]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12305]
|
|
. the option -gpgpu_ptx_save_converted_ptxplus allows keeping the ptxplus file
. the option -gpgpu_keep allows keeping intermediate files used to communicate with other programs (e.g. cuobjdump)
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12304]
|
|
2. Fixing the choice of files (since new we can choose)
3. Not allowing sm_20 with PTXPlus, forcing max capability it to 19 and printing a warning
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12279]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12269]
|
|
predicate register (calling it addp)
Adding support in cuobjdump_to_ptxplus for IADD.CARRY* which translates to the above
Now power benchmarks should work
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12266]
|
|
(see Bug #133)
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12257]
|
|
Adding -DCUDART_VERSION to CXXFLAGS
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12253]
|
|
(shared,tex,const,global/local,L1D) in ldst unit to round-robin.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12248]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12203]
|
|
Stopping if someone tries to use PTXPlus without cuobjdump
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12138]
|
|
1. A configurable number of functional units within each SM
2. A configurable pipeline widths (i.e. Issue width, writeback width ...).
Merging
//depot/gpgpu_sim_research/fermi_replay/distribution/src/...
to //depot/gpgpu_sim_research/fermi/distribution/src/...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12091]
|
|
Simply ignoring some lines
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12054]
|
|
default if its configurations are not present
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12033]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12025]
|
|
1. Adds support for using cuobjdump for both ptx and ptxplus execution. This has been tested with CUDA 4.0
. Ptxplus is no longer supported through decuda/decuda_to_ptxplus
2. Adds support for converting the SASS output by cuobjdump to ptxplus. This has been tested with CUDA 4.0
. The old path that extracts ptx from cubin files is still preserved
3. Adds a bank group model. (WARNING: memory config has changed, please adapt yours). To disable the bank groups model, set nbkgrp to 1 and tCCDL and tRTPL to 0
Diff the configuration files to learn about how to use those new options.
Merging
//depot/gpgpu_sim_research/fermi-test/distribution/...
to //depot/gpgpu_sim_research/fermi/distribution/...
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 12023]
|
|
//depot/gpgpu_sim_research/fermi-test/distribution/src/intersim/...
to //depot/gpgpu_sim_research/fermi/distribution/src/intersim/...
Fixes a segmentation fault that happens with newer gcc.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11939]
|
|
brief directed test. Added floating point support for atomicAdd without testing.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11894]
|
|
instructions to be over counted when the LD instruction is stalled for a long time after sending part of its memory requests. Those memory requests manage to return before the LD is done sending all of its requests.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11888]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11877]
|
|
of memory partition as well (before it just leaves the memory address unchanged!).
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11755]
|
|
it was always hardcoded to 2).
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11742]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11728]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11725]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11724]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11588]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11587]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11577]
|
|
because one can have 4 input operands and 4 register operands in a surface store instruction.
Fixed arch_regs for memory instructions being ignored in the pre-decode statge.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11576]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11575]
|
|
partitions will not lead to address aliasing.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11574]
|
|
predecode. See Bug 138
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11573]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11571]
|
|
136 for details.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11530]
|
|
and set the line to modified at fill (when it misses the cache).
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11527]
|
|
before (totals to 115 cycles of latency). Changing the Fermi config to specify the different latency parameters.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11523]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11522]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11521]
|
|
MAX_THREAD_PER_SM. Also decreased LOCAL_MEM_SIZE_MAX to 8kB to make it fit within our allotted memory space (otherwise the simulator may mistaken global memory access as local memory accesses).
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11520]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11518]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11511]
|
|
the order in which cores are simulator per cycle. Also adding support for calling function with empty parameter list.
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11489]
|
|
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 11486]
|