summaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/gpu-cache.cc
AgeCommit message (Expand)Author
2018-09-07adding streamin cache + fixing TEX cache + adding l1 latency and smem latencyMahmoud
2018-08-27improving code qualityMahmoud
2018-08-22adding lazy-fetch-on-read and invalidate operation to cacheMahmoud
2018-06-15memory partition indexingMahmoud
2018-04-02print out all the cache stats even if they are zero - makes collection more u...tgrogers
2018-03-12fixibg sectir l1 deadlock bugMahmoud
2017-11-19Doing lazy fetch-on-read policyMahmoud
2017-11-18Making the perf sim copy optional, getting rid of an assert that will happen ...tgrogers
2017-11-18vectoradd is successfully filling the l2tgrogers
2017-10-27add more statistics and chaging Pascal configMahmoud
2017-10-25The commits includes:Mahmoud
2017-10-12remove Tex cache assertion and prevent spunit to execute DP instsMahmoud
2017-10-11Merge branch 'dev-purdue-integration' of https://github.rcac.purdue.edu/abdal...Mahmoud
2017-07-17Fixing some typos and adding commentsMahmoud
2017-07-17Improving GPU core model. This commits contains:Mahmoud
2014-08-14- Code review 1173001Tayler Hetherington
2014-08-14Bug FIX: icnt::full() check using wrong mf sizeDongdong Li
2014-08-14Review 77001: Fixing Writeback/Write allocate hard coded memory_access_types ...Tayler Hetherington
2014-08-14Adding bandwidth modeling to the cache model.Wilson Fung
2014-08-14Integrating changes from my personal branch.Tim Rogers
2014-08-14Fixing pending_hit bug (Access is supposed to return MISS, but stats should i...Tayler Hetherington
2014-08-14Fixing deadlock bug for CL16452Tayler Hetherington
2014-08-14Fixing compilation bug in CL16452. Tested with gcc version 4.2.1 and 4.3.4.Tayler Hetherington
2014-08-14Review: 33001. Updating/cleaning up the cache statistics. Moving the statisti...Tayler Hetherington
2014-08-14make sure L1 cache is flushed at a configuration change between kernels, even...Ahmed El-Shafiey
2014-08-14 - Adding support for cudaFuncSetCacheConfig API, that allows changing theAhmed El-Shafiey
2014-08-14Replaced the legacy L2 cache access stats with more meaningful breakdown that...Wilson Fung
2014-08-14Cleaning up the interconnection core to memory partition statisticsTayler Hetherington
2014-08-14MergingTim Rogers
2014-08-14Fixing a minor bug - if you new [] you have to delete []Tim Rogers
2014-08-14Addin in a protected constructor that can be used by derived classes of the t...Tim Rogers
2014-08-14Fixing L2 WriteBack bug caused by using the partition address for both set in...Tayler Hetherington
2014-08-14Merging Power model into FermiTayler Hetherington
2014-08-14- Fixing cache configuration groupings -> Now <cache configs>, <cache policie...Tayler Hetherington
2014-08-14Adding cache_request_status to the config-specific cache function pointers as...Tayler Hetherington
2014-08-14Fixing write-through and global write-evict, local write-through policiesTayler Hetherington
2014-08-14Updating comment in l1/l2 access functionsTayler Hetherington
2014-08-14gpu-cache revision #3. Now adding in function pointers for l1/l2 cache access...Tayler Hetherington
2014-08-14Revision #2 of modifying the cache hierarchy.Tayler Hetherington
2014-08-14Adding/updating comments for classes/functions on the recent changes (Doxygen...Tayler Hetherington
2014-08-14Moved the majority of function definitions (greater than one line) from gpu-c...Tayler Hetherington
2014-08-14Modified the cache hierarchy, reorganized code to eliminate code replication,...Tayler Hetherington
2014-08-14Some Errors reported by valgrindTim Rogers
2014-08-14Fixed the how the Pending Hits are displayed in simulation logs. See Bug 136...Wilson Fung
2014-08-14change copyright notice to include authorsTor Aamodt
2011-06-29changing copyright to BSDTor Aamodt
2010-11-28enabling L2 data cache... it is write through, write evict like L1.Tor Aamodt
2010-11-28adding 1st level data cacheTor Aamodt
2010-10-19adding texture cache model with fragment fifo for latency hidingTor Aamodt
2010-10-18Re-designed cache model:Tor Aamodt