aboutsummaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/shader.cc
AgeCommit message (Collapse)Author
2018-09-22debug printsaamir
2018-09-16print for mem transactionaamir
2018-09-09minor changes for generating mem transaction in timing model. NOTE NOT COMPLETEDaamir
2018-09-08Merge branch 'dev-purdue-integration' into dev-purdue-integrationTimothy G Rogers
2018-09-07adding streamin cache + fixing TEX cache + adding l1 latency and smem latencyMahmoud
2018-09-06Add .nc optionMengchi Zhang
Signed-off-by: Mengchi Zhang <[email protected]>
2018-08-27fixing ead/write buffer and new configs filesMahmoud
2018-08-27remove some null stats outputsMahmoud
2018-08-22adding lazy-fetch-on-read and invalidate operation to cacheMahmoud
2018-08-16Timing model for VCOREnegargoli93
2018-08-07fix for deadlock that should serialize bank accessesJ
2018-08-07working fix for deadlock due to operand collector, parser changes to support ↵J
culaunchkernel
2018-07-16fix pipline for tensor_core and change confignegargoli93
2018-06-22No need to change the config file for adding tensor-corenegargoli
2018-06-20Tensor core timing modelnegargoli93
2018-04-01Merge branch 'dev-purdue-integration' into dev-purdue-integrationAkshay Jain
2018-03-31Merge commit '89db73061e043c26df22c7f18d9adb106d8078ac' into ↵tgrogers
dev-purdue-integration
2018-03-31Getting rid of our constant, annoying prints. Running workloads of any size ↵tgrogers
causes ridiculous output file sizes
2018-03-27Merge branch 'dev-purdue-integration' into dev-purdue-integrationTimothy G Rogers
2018-03-26Fixing resources limitation assertion for compute cab 61Mahmoud
2018-03-22Change 332 by jain156@akshayj-lt1 on 2018/02/01 05:20:33Akshay Jain
Added shmem_divergence_hist and warp_inst_classification
2018-03-22Change 283 by jain156@akshayj-lt1 on 2017/07/03 19:52:55Akshay Jain
Adding the global load and store divergence statistics. The previous histogram has been modified to look at all memory requests, but that is not meaningful - so it can as well be removed.
2018-03-22Change 253 by jain156@akshayj-lt1 on 2017/05/30 00:40:03Akshay Jain
Replaced the mem div stats with mem div histogram
2018-03-21Change 124 by jain156@akshayj-lt1 on 2016/12/08 20:17:53Akshay Jain
Added Memory divergence stats Data shows same divergence characteristics across PTX and PTX+
2017-10-27add more statistics and chaging Pascal configMahmoud
2017-10-11Sector Cache - first commitMahmoud
2017-09-13Adding sperate dp_unitMahmoud
2017-08-17Merged all work on the dev branch since the divergence point into the dnn ↵speverel
branch, incorporating Dynamic Parallelism and many bug fixes.
2017-07-18Fixing deadlock bugMahmoud
2017-07-17Fixing some typos and adding commentsMahmoud
2017-07-17Improving GPU core model. This commits contains:Mahmoud
1- round robin inst issue for warp multiple schedulers 2- add sector mask in the memory request (to bused later for L2 sector cache) 3- Adding Fermi coalescer 4- Ensure different exen units are used in dual_issue mode 5- Report how many dual_issue happened 6- Adding oldest_first scheduler
2016-09-02BUG: concurrent kernel on the same SMX does not work with non-legacy local ↵Jin Wang
memory mapping, turn off by default
2016-09-02MOD: Add macros to turn off cuda_device_runtime for CUDA < 5.0Jin Wang
2016-07-06Added the ability to load from sstarr memory after data has been stored in itsspenst
2016-07-06BUG: concurrent kernels on same SM may occupy warps from running CTAsJin Wang
2016-07-06ADD: add separate cdp latencyJin Wang
2016-07-06ADD: add cdp latencyJin Wang
2016-07-06BUG: for concurrent kernels on same shader, should select kernel from the ↵Jin Wang
distributor directly
2016-07-06ADD: support concurrent kernels on one shaderJin Wang
2016-07-05BUG: kernels should return to stream if not pushed to concurrent kernel poolJin Wang
2015-06-05Fixing bug with max cycle/instruction/cta + bug with C++ name de-mangling ↵Tayler Hetherington
with spaces (e.g., using templates)
2015-03-05Merge pull request #9 from ElTantawy/masterandrewboktor
initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK running
2015-03-04initial support for CUDA 5.0, 5.5, 6.0 to get template from SDK runningAhmed ElTantawy
2015-02-19Adding an assert to make sure we got the right instruction backAndrew Boktor
2015-02-18Making sure that we only service returning cache misses when we have a place ↵Andrew Boktor
to fetch into.
2015-02-18Fixing icache bug where for each miss we also count a hit.Andrew Boktor
2014-08-14-Forcing make clean to remove all automatically generated files by parsers ↵Ahmed El-Shafiey
(should fix regressions). -remove some printfs that were there for debugging [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18480]
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 18452]
2014-08-14warning fixes 2nd patch, including comments removal and strict aliasing fixes.leonyu
[git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17183]
2014-08-14Bug FIX: icnt::full() check using wrong mf sizeDongdong Li
Review ID: 89001 [git-p4: depot-paths = "//depot/gpgpu_sim_research/fermi/distribution/": change = 17086]
generated by cgit v1.3 (git 2.53.0) at 2026-07-20 23:42:09 +0000