summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2014-08-14Fixed the stat collection for gpgpu_n_shmem_insn. See Bug 128 for more detai...Wilson Fung
2014-08-14Fixing bug 126. Now DXTC runs to completion by not giving correct result (ex...Wilson Fung
2014-08-14A small bug fix, the dupm pipeline was crashing if the L1 data cache is disab...Ahmed El-Shafiey
2014-08-14Revived all of the source code view stats except exposed pipeline latency.Wilson Fung
2014-08-14Integration change. Fix for div_impl with 32-bit and smaller integers.Wilson Fung
2014-08-14Revived PC-Histogram in AerialVision.Wilson Fung
2014-08-14Integrating the pure functional simulationAyub Gubran
2014-08-14Integrating the pure functional simulationAyub Gubran
2014-08-14Integrating the pure functional simulationAyub Gubran
2014-08-14Fix for Bug 118: Cache line size restrictionsInderpreet Singh
2014-08-14Fix for Bug 117 - Cannot disable L2 caches.Inderpreet Singh
2014-08-14Fix for Bug 124 - ld.local.s8 instructions are not supportedInderpreet Singh
2014-08-14Fix for Bug 123: Use of constant in shader_core_ctx::func_exec_inst functionInderpreet Singh
2014-08-14Integrated in CL10086 from tm-test branch.Inderpreet Singh
2014-08-14Integration change. mem_divergence 10699 which uses a tuple file for this exp...Tim Rogers
2014-08-14bz 122 - Fixing the rate descpency between ldst_unit::cycle and ldst_unit::wr...Tim Rogers
2014-08-14Printing out the simulation rateTim Rogers
2014-08-14change version number to 3.0.1 build XYZTor Aamodt
2014-08-14Back out changelist 10951Hadi Jooybar
2014-08-14Should be tested.Hadi Jooybar
2014-08-14defeat perforce autoupdate of string parsingTor Aamodt
2014-08-14missing text needed to parse change list numberTor Aamodt
2014-08-14attempt to automatically embed perforce change list number in version numberTor Aamodt
2014-08-14Bugfix. The script used to check the version of nvcc that is in the path, how...Andrew M. B. Boktor
2014-08-14Making the default L2 something saneTim Rogers
2014-08-14 - Fixing L1 Texture cache option (I updated the description to look like the...Ali Bakhoda
2014-08-14Actually fixing the atomic bugTim Rogers
2014-08-14Warning refixTim Rogers
2014-08-14Fixing the atomics I broke with the insn count fixTim Rogers
2014-08-14Warnings cleanupTim Rogers
2014-08-14Fixing the varying instruction count when the cache configuration changes.Tim Rogers
2014-08-14Removing some function inlining to make debugging easierTim Rogers
2014-08-14Undoing the rest of files mistakly changed in CL10695, this change completes ...Ayub Gubran
2014-08-14Adding a print guard if there is no cacheTim Rogers
2014-08-14Integration change. - CL 9058 , adding the l1 cache stat print to the end of ...Tim Rogers
2014-08-14Integration change. CL 8980 - l1 cache stat printTim Rogers
2014-08-14Undoing a change that should't be in this branch.Ayub Gubran
2014-08-14My last work added to the branch, wokring on the functional simulator in cuda...Ayub Gubran
2014-08-14Integrated 9556:Andrew M. B. Boktor
2014-08-14Build fix,Andrew M. B. Boktor
2014-08-14Ejection from the interface buffer between interconnet and L2 happens in L2 c...Ali Bakhoda
2014-08-14- Minor change to make things simpler, basically removing all instances ofAndrew M. B. Boktor
2014-08-14Integrated in CL10323 from tm-test branchInderpreet Singh
2014-08-14Fix for Bug 111, integrated in CL10260Inderpreet Singh
2014-08-14Fix for Bug 110 - integrates in CL 10258 from tm-test branchInderpreet Singh
2014-08-14Fix for Bug 109 - memory alignment should be 256 bytes.Inderpreet Singh
2014-08-14Assigned debug level 3 to stream manager output.Inderpreet Singh
2014-08-14Added read to precharge constraint - negligible effect to DRAM efficiency.Inderpreet Singh
2014-08-14release!?!Tor Aamodt
2014-08-14Fixed the DRAM timing model to add the write-read turn and write-precharge de...Wilson Fung
generated by cgit v1.3 (git 2.53.0) at 2026-07-10 23:35:28 +0000