summaryrefslogtreecommitdiff
path: root/src/gpgpu-sim/shader.h
AgeCommit message (Expand)Author
2018-10-11Merge branch 'dev-purdue-integration' into dev-purdue-integrationTimothy G Rogers
2018-10-09adding adaptive volta cache configMahmoud
2018-10-09Adding in an occupancy metric to match the nvprof metrictgrogers
2018-10-07Unrolling Aksahy's stats - as they seem to be really screwing things up.tgrogers
2018-10-07Merge branch 'dev-purdue-integration' of github.rcac.purdue.edu:jain156/gpgpu...tgrogers
2018-09-22debug printsaamir
2018-09-09minor changes for generating mem transaction in timing model. NOTE NOT COMPLETEDaamir
2018-09-07adding streamin cache + fixing TEX cache + adding l1 latency and smem latencyMahmoud
2018-08-22adding lazy-fetch-on-read and invalidate operation to cacheMahmoud
2018-08-16Timing model for VCOREnegargoli93
2018-08-07fix for deadlock that should serialize bank accessesJ
2018-07-16fix pipline for tensor_core and change confignegargoli93
2018-06-22No need to change the config file for adding tensor-corenegargoli
2018-06-20Tensor core timing modelnegargoli93
2018-05-01Added support for -gpgpu_registers_per_block configSuchita Pati
2018-04-22Clang disallows empty bracks to show array indices. I believe that inserting ...Nathan Conrad
2018-04-22Some classes were referred to as a class and a struct (reported as clang warn...Nathan Conrad
2018-04-10added config -gpgpu_shmem_per_block and fixed cudaGetDeviceAttributes functionSuchita Pati
2018-03-27Merge branch 'dev-purdue-integration' into dev-purdue-integrationTimothy G Rogers
2018-03-26Fixing resources limitation assertion for compute cab 61Mahmoud
2018-03-22Change 332 by jain156@akshayj-lt1 on 2018/02/01 05:20:33Akshay Jain
2018-03-22Change 283 by jain156@akshayj-lt1 on 2017/07/03 19:52:55Akshay Jain
2018-03-22Change 253 by jain156@akshayj-lt1 on 2017/05/30 00:40:03Akshay Jain
2018-03-21Change 124 by jain156@akshayj-lt1 on 2016/12/08 20:17:53Akshay Jain
2017-10-12remove Tex cache assertion and prevent spunit to execute DP instsMahmoud
2017-10-11Sector Cache - first commitMahmoud
2017-09-13Adding sperate dp_unitMahmoud
2017-08-17Merged all work on the dev branch since the divergence point into the dnn bra...speverel
2017-07-17Fixing some typos and adding commentsMahmoud
2017-07-17Improving GPU core model. This commits contains:Mahmoud
2016-07-06Added the ability to load from sstarr memory after data has been stored in itsspenst
2016-07-06BUG: concurrent kernels on same SM may occupy warps from running CTAsJin Wang
2016-07-06ADD: add cdp latencyJin Wang
2016-07-06ADD: support concurrent kernels on one shaderJin Wang
2016-06-02GeForceGTX750Ti correlation setup. Modified config file to reflect GTX750Ti a...Scott Peverelle
2014-10-06Fixed mac build failsMyrice
2014-08-14Support for named bariers + bar.red + bar.arrive instructionsAhmed El-Shafiey
2014-08-14- Code review 1173001Tayler Hetherington
2014-08-14warning fixes 2nd patch, including comments removal and strict aliasing fixes.leonyu
2014-08-14Fixing assertion that occurs when L1 cache is configured with write-allocatio...Wilson Fung
2014-08-14Adding option to force global memory accesses to skip L1 data cache while sti...Wilson Fung
2014-08-14Integrating changes from my personal branch.Tim Rogers
2014-08-14Interconnection traffic breakdown stats (integration from TM branch).Wilson Fung
2014-08-14Review: 33001. Updating/cleaning up the cache statistics. Moving the statisti...Tayler Hetherington
2014-08-14Fixing interconnect stats bugTayler Hetherington
2014-08-14Fixing bug 59 + cleaning some code related to the power modelAhmed El-Shafiey
2014-08-14make sure L1 cache is flushed at a configuration change between kernels, even...Ahmed El-Shafiey
2014-08-14 - Adding support for cudaFuncSetCacheConfig API, that allows changing theAhmed El-Shafiey
2014-08-14Cleaning up interconnection network memory partition to core statistics. Now ...Tayler Hetherington
2014-08-14Cleaning up the interconnection core to memory partition statisticsTayler Hetherington
generated by cgit v1.3 (git 2.53.0) at 2026-07-10 23:55:19 +0000